By Topic

NBTI degradation: From transistor to SRAM arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

A novel composite model had been recently introduced to physically explain the mean pMOS threshold voltage shift (VTP) induced by NBTI degradation at transistor level in a quantitative way. This model is here extended to include the statistical variations introduced by intrinsic fluctuations. In a second time, the model is extrapolated up to SRAM arrays by analyzing the SRAM bitcell sensitivity to transistor degradation. This approach allows quantitative prediction of NBTI-induced VMIN variations and access time Taa degradation during burn-in operations. The key findings include (a) demonstration of non-normality of VTP shift distribution (b) NBTI contribution to product VMIN drift arises from both mean VTP drift but also from increased VTP dispersion, and (c) VTP shift non-normality is smoothed out at product level by time-zero variation of the six transistors of the SRAM bitcell.

Published in:

Reliability Physics Symposium, 2008. IRPS 2008. IEEE International

Date of Conference:

April 27 2008-May 1 2008