By Topic

Generating Reduced Order Models for High Speed VLSI Interconnects using Balancing-Free Square Root Method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ravindra, J.V.R. ; Center for VLSI & Embedded Syst. Technol., Int. Inst. of Inf. Technol., Hyderabad ; Srinivas, M.B.

This paper presents a model order reduction technique based on balancing-free square root (BSR) method for high speed coupled integrated circuit interconnects. The salient features of this technique are the less CPU time resulting from the passivity of the reduced transfer function, and the availability of provable weighted error bounds for the reduced-order system. This paper shows that the balancing-free square root method produces reduced systems that accurately follow the time- and frequency-domain responses of the original system. All the experiments have been carried out using Cadence Design Simulator which indicate that the proposed BSR achieves more accuracy with less CPU time than the other model order reduction techniques existing in literature.

Published in:

Signal Propagation on Interconnects, 2008. SPI 2008. 12th IEEE Workshop on

Date of Conference:

12-15 May 2008