By Topic

A Fuzzy Approach for Variation Aware Buffer Insertion and Driver Sizing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
V. Mahalingam ; Dept. of Comput. Sci. & Eng., South Florida Univ., Tampa, FL ; N. Ranganathan

In nanometer regime, the effects of process variations are dominating circuit performance, power and reliability of circuits. Hence, it is important to properly manage variation effects at the design stage to avoid excessive performance and power penalties. Buffer insertion and driver sizing (BIDS) techniques are widely used in design flow due to their simplicity and effectiveness in improving metrics such as power, performance and noise. In this paper, we propose a fuzzy optimization technique to perform variation aware Buffer insertion and driver sizing at the network level. Previous variation aware techniques for buffer insertion, processes individual nets in a critical first fashion, which can result in severe over-buffering. Hence, we formulate the variation aware BIDS problem as a fuzzy piece-wise linear program to maximize variation resistance in the presence of delay, power and noise constraints. The uncertainty due to process variations in circuit delay is modeled using fuzzy numbers and the fuzzy approach performs pre-processing deterministic optimizations with the worst and average case values to convert the uncertain problem into a crisp problem. The proposed approach evaluated on ITCpsila99 benchmarks shows a 45% reduction in resource (buffer, driver) cost compared to deterministic worst case approach.

Published in:

2008 IEEE Computer Society Annual Symposium on VLSI

Date of Conference:

7-9 April 2008