By Topic

A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Theocharides, T. ; Dept. of Electr. & Comput. Eng., Cyprus Univ., Nicosia ; Michael, M.K. ; Polycarpou, M. ; Dingankar, A.

Manycore architectures are expected to be the dominant trend in future general-purpose computing systems. With the number of on-chip processor cores rising to the hundreds, the problem of resource allocation cannot be addressed with traditional methods employed by off-chip multiprocessor architectures. We propose the use of system-level bidding-based algorithms as an efficient and real-time on-chip mechanism for resource allocation in manycore architectures. We simulate and evaluate the proposed bidding-based algorithms in a hierarchical, on-chip network connected manycore platform. Experimental results indicate performance improvement between 15-25%, when compared to an on-chip round robin allocation, while achieving a balanced workload distribution. The obtained results encourage further investigation of the applicability of such system-level algorithms for addressing additional important problems in manycore architectures.

Published in:

Symposium on VLSI, 2008. ISVLSI '08. IEEE Computer Society Annual

Date of Conference:

7-9 April 2008