Scheduled System Maintenance:
On April 27th, single article purchases and IEEE account management will be unavailable from 2:00 PM - 4:00 PM ET (18:00 - 20:00 UTC).
We apologize for the inconvenience.
By Topic

Circuit Modeling and Time Delay Analysis of Double-Walled Carbon Nanotube Interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Ge Fu ; Sch. of Electron. Inf. & Electr. Eng., Shanghai Jiao Tong Univ., Shanghai ; Wen-Yan Yin

An equivalent distributed circuit model of a double- walled carbon nanotube (DWCNT) is proposed in this paper. The comparison in time delay is made between double- and single- walled carbon nanotube (SWCNT) interconnects at different technology levels, such as local, intermediate and global levels. It is shown that using DWCNT the reduction of time delay, as much as 15% to 25% for intermediate and global interconnects, can be expected. Such improvement could be even better as the carbon nanotube(CNT) diameters increase, which offers potential applications in future interconnects.

Published in:

Microwave Conference, 2007. APMC 2007. Asia-Pacific

Date of Conference:

11-14 Dec. 2007