Circuit Modeling and Time Delay Analysis of Double-Walled Carbon Nanotube Interconnects

An equivalent distributed circuit model of a double- walled carbon nanotube (DWCNT) is proposed in this paper. The comparison in time delay is made between double- and single- walled carbon nanotube (SWCNT) interconnects at different technology levels, such as local, intermediate and global levels. It is shown that using DWCNT the reduction of time delay, as much as 15% to 25% for intermediate and global interconnects, can be expected. Such improvement could be even better as the carbon nanotube(CNT) diameters increase, which offers potential applications in future interconnects.