By Topic

A Multi-MicroBlaze Based SOC System: From SystemC Modeling to FPGA Prototyping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Susan Xu ; CMC Microsyst., Kingston, ON ; Hugh Pollitt-Smith

The complexity of multi-processor system-on-chip (MPSOC) design has made design, simulation and verification/validation a significant challenge for SOC designers. To produce a complex MPSOC system in a short design cycle, system simulation and validation must be done in an affordable time. Solutions to this challenge include moving simulation to a higher abstraction level such as in SystemC, and validating the system through FPGA prototyping. This paper presents a MPSOC system which consists of 4 Xilinx microblaze processors interconnected with FSL (fast simplex link) channels. This system has two equivalent "views": one is a high-level SystemC framework for modeling and simulation, and the other is a hardware framework for FPGA implementation and prototyping. This system is supplied to the member universities of the Canadian System-on-Chip Research Network (SOCRN), managed by CMC Microsystems, as an MPSOC design, simulation and validation environment.

Published in:

2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping

Date of Conference:

2-5 June 2008