By Topic

Reliability issues on the high speed DRAM flip-chip package using gold stud bump, lead free solder, and underfill

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)

In this study, flip-chip packaging method was using gold stud bump on chip side and SnAgCu, lead free solder pad on organic substrate. Also capillary underfill enhanced the mechanical properties of gold-solder bump joint. This method was set up to the mass production of the high speed DRAM (Dynamic Random Access Memory) flip-chip package. This kind of gold stud flip-chip package has some weak points on mass production and package reliability. To discover the weak point on mass production and reliability of package, the microstructure of the flip-chip gold-stud and solder bump joints were studied. Gold-tin intermetallics were formed on whole bump joint body after flip-chip packaged as many researchers reported. The delta, epsiv, and eta-gold-tin intermetallic compounds formed sequentially from the gold stud bump. Reflow, high temperature and high humidity (85degC/85%), and pressure cooker test (PCT) method were used to study the reliability of this gold stud and solder flip-chip package. From this reliability test, the coverage of solder to the gold bump was very important point of the reliability issue. In flip-chip bonding process, the variations of bonding parameter affected the length of the gold stud and solder joint. In case of the solder covered the whole gold bump body, this package was failed perfectly in PCT test. From the warpage data of the package after reliability tested and through the stress analysis, the gold-solder intermetallic and humidity made the crack initiator in the root area of gold stud bump. Thermal simulation was performed to prevent this solder coverage over the whole body of gold stud bumps. Also, combinations of underfill and solder resist material on the substrate affected the PCT test results. We chosen 3 types of underfill from A company and 4 types of solder resist material from B company. 2 mm by 2 mm silicon nitride test coupon attached with various underfill on substrate processed with various solder resist material. Those test - vehicles were tested with shear test after 240 hrs PCT. Underfill and solder resist material had a common base polymer, epoxy but test results showed different results from different combinations. Substrate makers chosen solder resist materials which had good development characteristics in their patterning process because the flip-chip package had very complicated input/outputs on it's surface. But it is very important to consider the compatibilities of processing and reliability aspects between underfill and solder resist.

Published in:

Electronic Components and Technology Conference, 2008. ECTC 2008. 58th

Date of Conference:

27-30 May 2008