By Topic

On the Suitability of a High- k Gate Dielectric in Nanoscale FinFET CMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shishir Agrawal ; Dept. of Electr. & Comput. Eng., Florida Univ., Gainesville, FL ; Jerry G. Fossum

The impact of a high-k gate dielectric on the device and circuit performances of nanoscale double-gate (DG) FinFET CMOS technology is examined via physics-based device/circuit simulations. DG FinFETs are designed with high k at the high- performance 45-nm node of the 2005 Semiconductor Industry Association International Technology Roadmap for Semiconductors (ITRS; Lg = 18 nm), and are compared with a pragmatic design in which the traditional SiON (or SiO2) gate dielectric is retained and kept relatively thick to avoid excessive gate tunneling current. Whereas it is presumed that a high-k dielectric, if and when adequately integrated, will significantly enhance CMOS scalability and performance, we show that there are heretofore unacknowledged compromising effects associated with it that undermine this enhancement. In fact, our results show that for DG FinFET CMOS, a high-k gate dielectric actually undermines speed performance while giving little improvement in scalability relative to the pragmatic design, whereas the latter can be scaled, with good performance, to the end of the ITRS.

Published in:

IEEE Transactions on Electron Devices  (Volume:55 ,  Issue: 7 )