By Topic

Nano-scaled SRAM thermal stability analysis using hierarchical compact thermal models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jaydeep P. Kulkarni ; School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, 47907, USA ; Mesut Meterelliyoz ; Kaushik Roy ; Jayathi Murthy

Non-uniform temperature profile generated by hot- spots affect the nearby units in a chip. Different sections of a large sized cache memory would experience different failure statistics due to their proximity to the hot-spots. The nano-scaled SRAM (Static Random Access Memory) cell stability is analyzed systematically under such 'spatial' temperature variations for different technologies. The bitcell level compact thermal models are generated for 65 nm, 45 nm, 32 nm and 22 nm bulk CMOS technology nodes based on the 6 T 'thin-cell' structure. Next, the block level and system level 'macro' thermal models are generated hierarchically for each technology node. A prominent effect 'leakage induced stability degradation' is observed at 22 nm node. This work demonstrates that leakage reduction techniques should consider temperature/stability aspects in nano-scaled SRAM cells.

Published in:

Thermal and Thermomechanical Phenomena in Electronic Systems, 2008. ITHERM 2008. 11th Intersociety Conference on

Date of Conference:

28-31 May 2008