Cart (Loading....) | Create Account
Close category search window
 

A high SFDR direct digital synthesizer with frequency error free output

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kai Zhang ; Dept. of Electr. & Comput. Eng., Worcester Polytech. Inst., Worcester, MA ; Xinming Huang

In this paper, an error-compensation method is proposed to achieve high spurious free dynamic range (SFDR) in direct digital synthesizers (DDS) design. This method allows very small ROM storage, while leaving the resultant errors corrected by the error-compensation circuits. An extended phase accumulator (EPA) is also adopted to provide arbitrary output frequency, thus can achieve frequency error free output. Experimental results show that the DDS using only 256 bits of ROM can achieve 104 dBc SFDR for output signal at 20 MHz with a clock frequency of 100 MHz. The effect of EPA is also demonstrated in the design.

Published in:

Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on

Date of Conference:

18-21 May 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.