By Topic

A real-time systolic array processor implementation of two-dimensional IIR filters for radio-frequency smart antenna applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Arjuna Madanayake ; Electrical and Computer Engineering, Univ. of Calgary, Canada ; Len T. Bruton

High-speed radio-frequency (RF) applications of 2D HR real-time spatio-temporal digital filters in smart antenna arrays require architectures that are capable of high throughputs. A novel systolic-array architecture is proposed for such filters that operate at a throughput of one-frame-per-clock-cycle (OFPCC). This architecture uses a 2D extension of a well-known ID look-ahead (LA) speed maximization technique to achieve low critical path delays. A method is proposed, simulated, implemented and tested for the broadband beamforming of temporally down-converted RF signals. Temporal down-conversion is used in direct-conversion receivers, implying potential wireless applications. The prototype is operational on a Xilinx 4vsx35ff668-10 FPGA device at a clock frequency of 100 MHz, thereby achieving the required real-time OFPCC frame rate of 100 Million frames/sec. Implementations using high-speed VLSI technologies are envisaged and will facilitate 2D IIR filtering at GHz frame-rates.

Published in:

2008 IEEE International Symposium on Circuits and Systems

Date of Conference:

18-21 May 2008