By Topic

Power-saving nano-scale DRAMs with an adaptive refreshing clock generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tung-Han Tsai ; Dept. of Electr. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung ; Chin-Lin Chen ; Ching-Li Lee ; Chua-Chin Wang

An adaptive refreshing circuitry design for DRAMs is presented in this work. The proposed refreshing circuitry uses a voltage comparator to monitor the voltage drop caused by the data loss of a memory cell that results from leakage currents in order to dynamically adjust the refreshing period of the memory cell. Besides, a process variation monitor is also included in the proposed design to compensate the process drifting problem. Therefore, the proposed design is insensitive to temperature variations as well as process drifts. The period of the refreshing clock is automatically adjusted to save a great portion of standby power of DRAMs. A 4-Kb DRAM is implemented by a typical 0.13-mum 1P8M digital CMOS process. The post-layout simulation verifies the correctness of the adaptive refreshing cycles generated by the proposed design.

Published in:

Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on

Date of Conference:

18-21 May 2008