Referenced Items are not available for this document.
This work presents the HP422-MoCHA, the first published hardware architecture that implements a full compliant H.264/AVC motion compensator for high profile 4:2:2. The hardware is composed by three main modules: Motion Vector Predictor, Memory Access and Sample Interpolator. The designed architecture was described in VHDL and mapped to a Xilinx Virtex-II PRO FPGA. This architecture reaches the throughput to decode HDTV Level 4 (1080p) @ 30fps.
Published in:
Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on
Date of Conference: 18-21 May 2008
- Page(s):
- 25 - 28
- E-ISBN :
- 978-1-4244-1684-4
- Print ISBN:
- 978-1-4244-1683-7
- INSPEC Accession Number:
- 10048429
- Conference Location :
- Seattle, WA
- Digital Object Identifier :
- 10.1109/ISCAS.2008.4541345
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
