By Topic

A low power baseband processor for a dual mode UHF EPC Gen 2 RFID tag

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Roostaie, V. ; Unistar Micro Technol. Inc., Richmond Hill, ON ; Najafi, V. ; Mohammadi, S. ; Fotowat-Ahmady, A.

In this paper, the digital core of a low power RFID chip based on the EPC Gen 2 protocol is presented. EPC class 1 generation 2 is the most acceptable and comprehensive passive RFID protocol today. The novel dual mode architecture enables the chip to work in passive and battery-assisted modes controlled by reader. Several low power techniques are employed to reduce the power consumption of the chip which is essential in passive RFID tags. The chip has been designed and fabricated in standard 0.18um CMOS process. Power analysis shows that the digital core consumes 6.4 muW at IV supply voltage when it comcates wih the reader.

Published in:

Design and Technology of Integrated Systems in Nanoscale Era, 2008. DTIS 2008. 3rd International Conference on

Date of Conference:

25-27 March 2008