By Topic

Laser spike annealing for advanced CMOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Yun Wang ; Ultratech Inc., San Jose, CA ; Shaoyin Chen ; Shen, M. ; Xiaoru Wang
more authors

The introduction of new materials in recent years puts more stringent requirements on thermal budget management. For example, high Ge concentration in e-SiGe used for strain engineering makes wafers prone to thermal plastic deformation which limits the maximum annealing temperature. In this paper, we will explore ways to expand the process window using sub-millisecond laser spike annealing. Focus will be placed on thermal budget reduction and its impact on wafer warpage, Rs-Xj scaling and cross die temperature uniformity. Compatibility with high-k/metal gates and future non-planar device structures will also be discussed.

Published in:

Junction Technology, 2008. IWJT '08. Extended Abstracts - 2008 8th International workshop on

Date of Conference:

15-16 May 2008