By Topic

All-Optical nand/nor Logic Gates Based on Semiconductor Saturable Absorber Etalons

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Porzi, C. ; Integrated Res. Center, Photonic Networks Technol., Pisa ; Guina, M. ; Bogoni, A. ; Poti, L.

We propose a method to implement NAND and NOR logical operations using nonlinear vertical-cavity semiconductor gates based on saturable absorption in semiconductor quantum wells. The device is designed to exhibit an inverse saturable absorber behavior, i.e., high throughput at low input energy and low throughput at high input energy level. The effects of different design parameters on the device performance are discussed. Numerical simulations are carried out to demonstrate dynamic operation of the device. The main advantages of the proposed implementation rest on key features of the semiconductor gate, such as passive and polarization-independent operation, and compactness.

Published in:

Selected Topics in Quantum Electronics, IEEE Journal of  (Volume:14 ,  Issue: 3 )