By Topic

The effect of clock jitter on the performance of bandpass ∑△ ADCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Putra, B.D. ; Vodafone Chair Mobile Commun. Syst., Tech. Univ. Dresden, Dresden ; Fettweis, G.

In this paper, we build a novel well-proved model for describing the combined error due to clock jitter and quantization noise on the performance of bandpass sigma delta (SigmaDelta) analog to digital converters (ADCs). The clock jitter is modeled as a timing variation of the sampling process which follows the characteristic of the Wiener process. Computer simulations as well as theoretical calculations are performed and the two confirm each other. Results show that clock jitter severely degrades the system's performance in terms of achievable signal to noise ratio (SNR). It is also shown that, when the clock jitter becomes more dominant compared to the quantization noise, increasing the oversampling ratio (OSR) and/or the order of SigmaDelta ADCs do not improve the performance significantly.

Published in:

Communications, Control and Signal Processing, 2008. ISCCSP 2008. 3rd International Symposium on

Date of Conference:

12-14 March 2008