By Topic

An Efficient MIMO V-BLAST Decoder Based on a Dynamically Reconfigurable FPGA Including its Reconfiguration Management

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hongzhi Wang ; SUPELEC/IETR, Cesson-Sevigne ; Leray, P. ; Palicot, Jacques

This paper introduces a reconfigurable MIMO V-BLAST (vertical Bell Laboratories layered space-time) square root decoder that is CORDIC operators based, allows for dynamically changing the interconnections between the CORDIC (coordinate rotation digital computer) operators. These interconnections of CORDIC operators are implemented in a partial reconfigurable part of FPGA using the dynamic reconfiguration method which improves both the reconfiguration time and the area efficiency. Moreover, this reconfiguration time improvement is increased thanks to the MicroBlaze (within the FPGA) in which is included the reconfiguration management. This MIMO square root decoder is mapped on a Xilinx Virtex-4, showing the configuration time improvement, area efficiency and flexibility of the decoder by using the dynamic partial reconfiguration method.

Published in:

Communications, 2008. ICC '08. IEEE International Conference on

Date of Conference:

19-23 May 2008