By Topic

Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
David Camarero ; Dept. of Commun. & Electron., Ecole Nat. Super. des Telecommun., Paris ; Karim Ben Kalaia ; Jean-FranÇois Naviner ; Patrick Loumeau

Clock-skew errors in time-interleaved (TI) analog-to-digital converters (ADCs) importantly degrade the linearity of such converters. These nearly constant but unknown errors, which must not be confused with random jitter, prevent TI ADCs from performing uniform sampling. This paper proposes a mixed-signal clock-skew calibration technique and explores its limitations to perform a background calibration. Compared to the existing all-digital calibration techniques, ours distinguishes itself by the simplicity of its hardware elements. On the other hand, compared to the all-analog ones, ours keeps the inherent robustness of a digital clock-skew detection. A demonstrator shows the feasibility of our technique. This demonstrator consists of two 10-bit commercial ADCs, a field-programmable gate array to implement a digital clock-skew detector, and an application-specific integrated circuit in a CMOS 0.35-mum technology to implement a digitally trimmable multiphase sampling clock generator. In this highly hostile environment of interconnected discrete components, our demonstrator can correct an initial clock skew of thousands of picoseconds with a granularity of 1.8 ps.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:55 ,  Issue: 11 )