By Topic

A 600-MSPS 8-bit CMOS ADC Using Distributed Track-and-Hold With Complementary Resistor/Capacitor Averaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhengyu Wang ; HVAL Div., Texas Instrum. Inc., Dallas, TX ; Chang, M.-C.F.

An 8-bit 600 megasamples-per-second (MSPS) analog-to-digital converter (ADC) has been implemented in 0.18-mum CMOS to achieve a minimum signal-to-noise-and-distortion ratio (SNDR) of 40 dB and a spurious-free dynamic range (SFDR) of 45 dB with input-signal bandwidth up to 200 MHz. The ADC is also capable of sampling up to 1 gigasamples/s and maintaining 39-dB SNDR at an input-signal frequency of 55 MHz. Distributed track-and-hold (DT&H) is employed at the ADC front end to relieve the linearity burden on individual T&H subunit. Complementary resistor and capacitor averaging networks are employed before and after DT&H switches separately in order to alleviate offset- and switching-induced errors, respectively. The fabricated ADC occupies 0.5 mm2 in chip area and consumes 207 mW from a 1.8-V supply.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:55 ,  Issue: 11 )