By Topic

A 65nm 1Mb SRAM Macro with Dynamic Voltage Scaling in Dual Power Supply Scheme for Low Power SoCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

A power reduction technique is proposed for SRAM macros in which dual power supply scheme is combined with dynamic voltage scaling scheme. The test chip with 1Mb SRAM macro fabricated using 65nm CMOS process has demonstrated that the active power in low power mode is reduced by 25% compared to that of the conventional scheme. The leakage current at sleep mode is also decreased by three orders of magnitude compared to that of the conventional one.

Published in:

2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design

Date of Conference:

18-22 May 2008