By Topic

Power-constrained bandwidth optimization in cascaded open-loop amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Centurelli, F. ; Dipt. di Ing. Elettron., Univ. di Roma, Rome ; Monsurro, P. ; Trifiletti, A.

For very high frequency applications feedback is not a suitable technique to be employed. In order to achieve high gain and large bandwidth, several open-loop stages are cascaded. In this paper we show that it is possible to improve the bandwidth of a cascaded amplifier, given constraints on input resistance, load capacitance and total bias current, by tapering the size of each amplifier stage. The technique is suitable for both MOS and BJT technologies, with or without the use of voltage followers to drive the load. A Matlab model, which can take into account also parasitic effects, has been derived and its accuracy has been verified. The model enables the designer to quickly optimize sizing in order to maximize bandwidth.

Published in:

Circuit Theory and Design, 2007. ECCTD 2007. 18th European Conference on

Date of Conference:

27-30 Aug. 2007