By Topic

Verification of Split&Shift techniques for CNN hardware reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Fernandez-Garcia, N.A. ; Dept. de Electron. e Comput., Univ. de Santiago de Compostela, Santiago de Compostela ; Albo-Canals, J. ; Brea, V.M. ; Riera-Babures, J.
more authors

The so-called split&shift (S&S) methodology has previously been introduced as an effective area saving technique for hardware implementation of cellular non-linear networks. This work provides the first experimental proof of such a methodology through a circuit implementation over an FPGA platform. Results of area, processing time and functionality of different instances of the S&S methodology are given.

Published in:

Circuit Theory and Design, 2007. ECCTD 2007. 18th European Conference on

Date of Conference:

27-30 Aug. 2007