By Topic

Pareto optimization of analog circuits considering variability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Graeb, H. ; Inst. for Electron. Design Autom., Tech. Univ. Muenchen, Munich ; Mueller, D. ; Schlichtmann, U.

Until recently, analog sizing decided a-priori by weight assignment the trade-off between competing design objectives. Nowadays, architectural design requires the knowledge of all possible optimal trade-offs of a building block. Methods for Pareto optimization provide the set of all optimal trade-offs, the so-called Pareto front. The next generation of analog Pareto optimization tools has to additionally consider the manufacturing variations. This paper will describe an approach to this challenging problem. It is based on the computation of the worst-case performance values on discrete sets of Pareto points that cover the Pareto front.

Published in:

Circuit Theory and Design, 2007. ECCTD 2007. 18th European Conference on

Date of Conference:

27-30 Aug. 2007