By Topic

Automated synthesis of complex analog circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Georges Gielen ; ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Belgium ; Tom Eeckelaert ; Ewout Martens ; Trent McConaghy

CMOS technology is evolving deeper and deeper into the nanometer era, which makes the integration of entire systems possible, many of which are mixed-signal in nature, including analog and/or RF parts. This demands for efficient automated synthesis techniques for these analog circuits that include the variability of the circuit parameters. A technique is presented for the efficient yield optimization of analog circuits based on evolution-generated yield models. A hierarchical optimization method is described that optimizes complex circuits based on combining Pareto-optimal performance models in a bottom-up way. Finally, an evolution-based method for the true architectural synthesis of analog systems is presented. This is illustrated with several examples.

Published in:

Circuit Theory and Design, 2007. ECCTD 2007. 18th European Conference on

Date of Conference:

27-30 Aug. 2007