By Topic

Rational Coefficient Dual-Tree Complex Wavelet Transform: Design and Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Abbas, A. ; Corp. Res., Thomson Multimedia, Princeton, NJ ; Tran, T.D.

The dual-tree complex wavelet transform (CWT) has recently received significant interest in the wavelet community, owing primarily to its directional selective and near-shift invariant properties. It has been shown that with two separate maximally decimated and dyadic decompositions where filters are offset by a half sample, the resulting CWT wavelet bases form an approximate Hilbert transform pair. In this paper, we present the design, implementation and applications of several families of orthogonal as well as biorthogonal rational-coefficient wavelet filters that satisfy the Hilbert transform pair condition and meet other desirable properties such as high coding gain, good directional sensitivity, and sufficient degree of regularity. The wavelet filters presented here, which confirm to Selesnick's and Kingsbury's design schemes, are designed and implemented directly in the lattice and lifting domain using VLSI-friendly dyadic coefficients. We confirm the fact that rational-coefficient constraint does not impose a significant loss in terms of energy compaction, wavelet smoothness, time-invariance, or directionality. We also propose the time-reversal relationships between the two CWT filter pairs in lattice and lifting domain, thereby facilitating both the design and implementation process. In the end, we present several applications and evaluations to illustrate the performance of the proposed designs.

Published in:

Signal Processing, IEEE Transactions on  (Volume:56 ,  Issue: 8 )