By Topic

On the Design of Undersampling Continuous-Time Bandpass Delta–Sigma Modulators for Gigahertz Frequency A/D Conversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Naderi, A. ; Electr. Eng. Dept., Polystim Neurotechnologies Lab., Montreal, QC ; Sawan, M. ; Savaria, Y.

This paper describes issues and tradeoffs related to the design of undersampling delta-sigma modulators (DeltaSigmaMs) for wireless receivers. It proposes a new bandpass undersampling DeltaSigmaM architecture dedicated to multigigahertz frequencies. This paper is based on up-sampling in the feedback path to remove the analog mixer usually found in the modulator. Design equations are discussed for an optimum operating point when the input signal is at 1.8 GHz. The related design model can be applied to many communication standards. The underlying proposed architecture can receive high-frequency carriers modulated with signals of bandwidth as large as 5 MHz. In the proposed design, it converts the signal into digital data with a spurious-free dynamic range of 46 dB at a sampling frequency of 810.1 MHz. Design simulation, characterization, and implementation of the proposed modulator are done using a 0.13- mum CMOS technology.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:55 ,  Issue: 11 )