By Topic

Effect of Process Mismatches on Integrated CMOS Phased Arrays Based on Multiphase Tuned Ring Oscillators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Harish Krishnaswamy ; Dept. of Electr. Eng.-Electro- Phys., Univ. of Southern California, Los Angeles, CA ; Hossein Hashemi

Tuned ring oscillators are used to generate multiple phases of a sinusoid for a variety of applications including phased- array transceivers and clock and data recovery circuits. A variable-phase ring oscillator (VPRO) is presented that generates outputs with a controllable phase progression, enabling its use in a compact low-power single-chip phased-array transceiver architecture. The VPRO functionality is shown to be robust with respect to process and layout mismatches. This enables the implementation of integrated phased arrays with acceptable array performance even in the absence of mismatch calibration circuitry, which are essential in other phase-shifterless schemes such as coupled oscillator arrays. A prototype 24-GHz four-channel single-chip phased-array transceiver implemented in a 0.13-mum CMOS process is presented to validate these claims.

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:56 ,  Issue: 6 )