By Topic

A 40Gb/s CMOS Serial-Link Receiver with Adaptive Equalization and CDR

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chih-Fan Liao ; Nat. Taiwan Univ., Taipei ; Shen-Iuan Liu

Modern broadband communication systems require high-speed receivers to process serial data at tens of gigabits per second. As the data rate reaches 40Gb/s, skin-effect and dielectric loss in the transmission medium cause significant loss at high frequencies, leading to considerable ISI even if the data is transmitted over a short copper cable. To reduce the ISI and improve the BER, extensive equalization is required in the receiver side. It is also highly desirable to integrate the equalizer with the CDR circuit on the same chip. This paper describes a 40Gb/s CMOS serial-link receiver that performs both adaptive equalization and CDR.

Published in:

Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International

Date of Conference:

3-7 Feb. 2008