By Topic

Low Power Current Mode Poly-Silicon TFT Digital Circuit Design Method for High Speed SOP Components

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lee, J.-C. ; Div. of Mixed IC Design, SELOCO, Inc., Seoul ; Hong, M.-P. ; Jeong, J.Y.

Current mode logic design method is presented to improve low temperature polysilicon TFT based digital circuits used in the system-on-panel. Small logic swing, low capacitive load, easiness of circuit variation, complexity independent power consumption and delay are the advantages of this new design style. For reliability improvement, gates were design with only p channel TFTs.

Published in:

Semiconductor Conference, 2007. CAS 2007. International  (Volume:2 )

Date of Conference:

Oct. 15 2007-Sept. 17 2007