By Topic

Discrete-time Decimation filter Design for Multistandard RF Sub-sampling Receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Barrak, R. ; Ecole Super. des Commun., Tunis ; Ghazel, A. ; Ghannouchi, F.

Sampling-based downconversion architecture was proposed in [1] for multistandard RF subsampling receiver. By an appropriate choice of RF and IF subsampling frequencies complete multistandard RF bands are downconverted to baseband. This paper presents a reconfigurable discrete-time switched capacitor filter at the baseband stage which serves as an anti-aliasing and a decimation filter for Analogue to Digital Converter. The proposed decimation filter structure consists of two cascaded second order decimation filters which are adapted respectively for GSM, UMTS and IEEE-802.11g multistandard radio receiver. The overall transfer function of this structure can be changed by switching the received channel path and adjusting the clock signal frequency controlling the switched-capacitors. IIR and FIR filter switched-capacitor implementations are also investigated to evaluate designed filter complexity and performance.

Published in:

Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on

Date of Conference:

11-14 Dec. 2007