By Topic

MIC@R : A Generic Low Latency Router for On-Chip Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ben-Tekayaa, R. ; UBS Univ., Lorient ; Baganne, A. ; Tourki, R.

The design of efficient router represents a key issue for the success of the Network-on-chip approach. This paper presents and evaluates a novel router architecture MIC@R suitable for Networks-on-Chip (NoC) Design. This router offers lowest latency (1 cycle) and allows supporting several adaptive routing algorithms. Latency reduction is obtained by using Fast Parallel Routing (FPR) arbitration that consists in parallel processing -in one stage, routing decisions and arbitration. The proposed router architecture is evaluated in 2D Mesh with two adaptive routing algorithms: fully adaptive (FA) and Proximity Congestion Awareness (PCA). The obtained results show that our router, combined with adaptive routing techniques is effective in terms of latency and throughput.

Published in:

Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on

Date of Conference:

11-14 Dec. 2007