By Topic

CAD methodology for Analog Static CMOS Design Automation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rudolf, F. ; L2MP UMR 6137 CNRS - ISEN-Toulon, Toulon ; Kussener, E. ; Bracmard, G.

The computer-aided design (CAD) methodology proposed in this paper, automates analog static CMOS design. This methodology is based on the EKV model which is continuous over the inversion range. This methodology provides accurate description of current drain (error ≪ 10%) with integration of second order effects in charts for simplicity. It explores the whole solution space. Thus, circuits are sized without inversion level constraint and can be optimized unambiguously for given design requirements and given technology. The methodology is illustrated on a classic self-biased compact current reference. The circuit is optimized in supply voltage. The simulation in 0.15¿m technology gives a minimum supply voltage of 800mV for a current target of 50nA with 10% accuracy.

Published in:

Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on

Date of Conference:

11-14 Dec. 2007