By Topic

A Pipelined 12-bit Analog-to-Digital Converter with Continuous On-Chip Digital Correction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ndubuisi Ekekwe ; Department of Electrical & Computer Engineering, Johns Hopkins University, Baltimore, MD, USA ; Chinyeaka Ekenedu

A 12-bit 43MHz switched capacitor pipelined analog-to-digital converter was implemented in a 0.5¿m 2P3M CMOS process based on 1.5-bit/stage architecture. The design features an on-chip continuous digital correction and a fully differential signal path circuitry that minimizes noise and relaxes comparator offset requirements. The design is a fully monolithic design that achieved an integral non-linearity of ± 0.7 LSB and differential non-linearity of ±0.8 LSB with power dissipation of 94mW.

Published in:

Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on

Date of Conference:

11-14 Dec. 2007