By Topic

CMOS latch metastability characterization at the 65-nm-technology node

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Manjul Bhushan ; IBM Systems and Technology Group, 2070 Route 52, Hopewell Junction, NY 12533, USA ; Mark B. Ketchen ; Koushik K. Das

A new test structure utilizing a differential technique for measuring CMOS latch delay with sub-ps time resolution is described. The latch delay and error count in the metastability region are measured as a function of clock-data delay which can be incremented in 0.1 ps steps. This compact test structure is configured to be placed in the scribe line for characterizing different latch designs and correlating their behavior with model predictions.

Published in:

2008 IEEE International Conference on Microelectronic Test Structures

Date of Conference:

24-27 March 2008