Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Design procedures for a fully differential folded-cascode CMOS operational amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mallya, S. ; Dept. of Electr. & Comput. Eng., Cincinnati Univ., OH, USA ; Nevin, J.H.

A fully differential folded-cascode op. amp. is analyzed, and the results are presented in the form of design equations and procedures. Tradeoffs among such factors as bandwidth, gain, phase margin, bias currents, signal swing, slew rate, and power are made evident. Closed-form expressions are developed, and a sequence of design steps is established. A graphical representation of the relationships among the gain, power, and phase margin for different capacitive loadings is presented to illustrate visually one form of design optimization. The results of SPICE simulations are shown to agree very well with the design equations presented

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:24 ,  Issue: 6 )