By Topic

QR Recursive Least Squares IP Core Example

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lightbody, G. ; Univ. of Ulster, Newtownabbey ; Woods, R.

With transistor counts increasing at a rate of 58% per year and design productivity only growing at 21% per year, there is an important need to develop new design approaches to close this gap. This paper outlines the process by which IP cores are generated and shows how the design methodology can be improved to enhance their usability. The process is demonstrated using a recursive least squares (RLS) adaptive filter example.

Published in:

Engineering of Computer Based Systems, 2008. ECBS 2008. 15th Annual IEEE International Conference and Workshop on the

Date of Conference:

March 31 2008-April 4 2008