By Topic

A new bang-bang phase/frequency detector for fast locking of phase-locked loops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jiwang Li ; Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada ; Fei Yuan

This paper presents a new bang-bang phase detector and a new charge-pump frequency detector and their applications in dual-loop phase-locked loops. The regenerative operation of the proposed bang-bang phase detector ensures a fast acquisition of incoming clocks while the charge-pump frequency detector effectively detects the frequency difference between the reference clock and local VCO. The effectiveness of the proposed phase/frequency detectors is assessed by incorporated them in a 2 GHz dual-loop phase-locked loop implemented in UMC- 0.13 mum 1.2V CMOS technology and analyzed using Spectre with BSIM3.3v device models. Simulation results demonstrate that the PLL reaches the lock state in 600 cycles with phase noise of -125 dBc/Hz at 1 MHz frequency offset.

Published in:

2007 50th Midwest Symposium on Circuits and Systems

Date of Conference:

5-8 Aug. 2007