By Topic

A 1.8GHz CMOS continuous-time band-pass delta-sigma modulator for RF receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Naderi, A. ; Ecole Polytech., Montreal ; Sawan, M. ; Savaria, Y.

This paper presents a new band-pass undersampling delta-sigma modulator dedicated to multigigahertz frequencies. The proposed architecture is based on up-sampling in the feedback path to increase bandwidth of the DAC in the feedback. Because the analog-side IF is different from the digital-side IF in undersampling modulators, conversion of these IFs is a main problem in such design. The DAC used in the feedback path behaves as a lowpass filter that attenuates high frequency replicas of the analog IF. The underlying proposed architecture can receive high frequency carriers modulated with signals of bandwidth as large as 10 MHz modulated at 1.8 GHz. The paper discuss practical considerations that strongly influence the overall performance of this architecture.

Published in:

Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on

Date of Conference:

5-8 Aug. 2007