By Topic

Architecture of a configurable Centered Discrete Fractional Fourier Transform processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sinha, P. ; Concordia Univ., Montreal ; Sarkar, S. ; Sinha, A. ; Basu, D.

This paper presents a novel, configurable architecture for real-time computation of the centered discrete fractional Fourier transform (CDFRFT). The proposed architecture exploits the advantages of both spatial and temporal parallelism in computing the N point CDFRFT of N equally spaced fractional domains in between time and frequency, where N is an integer power of 2. A detailed study of the hardware complexity and the implementation details have been achieved through HDL synthesis, timing analysis and resource utilization. Further, to validate the architecture, it has been implemented on a Xilinx FPGA.

Published in:

Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on

Date of Conference:

5-8 Aug. 2007