By Topic

A tapered partitioning method for “delay energy product” optimization in global interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mehran, M. ; Univ. of Tehran, Tehran ; Masoumi, N.

The delay of global interconnects increases with technology scaling because their thickness to width aspect ratio tend to increase with scaling, while the lengths remain constant or even increase. The buffer insertion technique is generally used to reduce the delay of long global interconnects. In this paper, a new method for optimization of the global interconnects for high performance VLSI circuits in VDSM technologies is presented. A long global interconnect is divided into unequal segments with unequal buffer sizes between them. Following that a generalized analytical method is proposed to optimize the delay-energy product (FOM). In this work, we use the genetic algorithm (GA) to optimize the delay-energy product. Eventually, we compare our method with the method of equal wire segmentation with equal buffer sizing, which also has been optimized using GA algorithm.

Published in:

Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on

Date of Conference:

5-8 Aug. 2007