By Topic

A new subthreshold leakage model for NMOS transistor stacks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Al-Hertani, H. ; Dept. of Electr. & Comput. Eng., R. Mil. Coll. of Canada, Kingston, ON ; Al-Khalili, D. ; Rozon, C.

In this paper, a new model for subthreshold leakage estimation in the UDSM realm is proposed. This model is able to estimate subthreshold leakage in transistor stacks with varying transistor widths. Although only transistor stacks of 2 and 3 transistors are considered, the model can be easily expanded to deal with 4 and 5 transistor stacks. The model achieves this by estimating the stack nodal voltages. Compared to SPICE simulations, the model lead to 3% and 10% average error for the two and three transistor stacks respectively in the 45nm Predictive Technology Model (PTM) process. Slightly lower errors were achieved in the 65nm PTM process.

Published in:

Circuits and Systems, 2007. NEWCAS 2007. IEEE Northeast Workshop on

Date of Conference:

5-8 Aug. 2007