By Topic

Design of adiabatic sequential circuits using power-gating technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dong Zhou ; Faculty of Information Science and Technology, Ningbo University, Zhejiang 315211, China ; Jianping Hu ; Ling Wang

This paper presents design of adiabatic sequential circuits using power-gating techniques. Adiabatic flip-flops with data-retention function are described, which are realized with CPAL (complementary pass-transistor adiabatic logic) circuits. The power-gating scheme using DTGAL (dual transmission gate adiabatic logic) circuits is proposed for adiabatic sequential circuits. The design of power-gating adiabatic sequential circuits is explored. A practical sequential system realized with the proposed power-gating scheme is demonstrated using a mode-10times5times5 counter. Simulations show that energy loss of the adiabatic sequential circuits can be greatly reduced by using the power-gating scheme.

Published in:

Circuits and Systems, 2007. NEWCAS 2007. IEEE Northeast Workshop on

Date of Conference:

5-8 Aug. 2007