By Topic

A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

This paper presents a heuristic cell-based approach to reduce leakage power in multi-million gate design ASICs in 90 nm/65 nm processes by swapping low-Vt cells with high-Vt cells on less critical timing paths in the design. It uses heuristics to avoid frequent time-consuming full-design timing updates and has significant run-time improvement over currently available approaches. Unlike traditional approaches, proposed generic approach fits well in the design flow and works on any kind of design having mixture of all type of Vt cells available in the library. The proposed algorithm gives active leakage reduction of up to 64% with run time of 3-15 hours for multi-million gate designs.

Published in:

9th International Symposium on Quality Electronic Design (isqed 2008)

Date of Conference:

17-19 March 2008