By Topic

Process Variability Analysis in DSM Through Statistical Simulations and its Implications to Design Methodologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Stg, S.R. ; Intel Technol. (I)(P) Ltd., Bangalore ; Srivatsava, J. ; Narahari Tondamuthuru, R.

Integrated circuit manufacturability in DSM is directly dependent on how well the manufacturing variations are accounted for during the design of circuits. This paper reviews the effect of various process variations in DSM especially systematic and random variations in three process generations 90 nm, 65 nm & 45 nm by doing SPICE simulation and analysis to look at the derating factors depending on the sensitivity to variations. Few individual standard cells are studied as apart of this exercise to see the effect of variation on their delays. Random variations are becoming a significant portion of the overall variations at 45 nm and below. The results suggests the need for selective, location based and variation aware analysis (SLVA) for the designs going forward.

Published in:

Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on

Date of Conference:

17-19 March 2008