Cart (Loading....) | Create Account
Close category search window
 

Enhancing the Testability of RTL Designs Using Efficiently Synthesized Assertions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kakoee, M.R. ; Univ. of Tehran, Tehran ; Riazati, M. ; Mohammadi, S.

Assertions are being used more and more in design verification. The next application of assertions seems to be hardware testing. In this paper we propose an efficient approach for selecting and synthesizing OVL assertions in order to use them in online testing domain. First, based on the ATPG results and fault simulation, we find a set of assertions which have a high fault coverage according to their hardware area. Then, instead of synthesizing each assertion separately, we merge similar assertions together and make a unified hardware checker so that we can attain minimal resource usage for assertion circuits and reduce hardware overhead.

Published in:

Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on

Date of Conference:

17-19 March 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.