By Topic

A Bidirectional- and Multi-Drop-Transmission-Line Interconnect for Multipoint-to-Multipoint On-Chip Communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ito, H. ; Tokyo Inst. of Technol., Yokohama ; Kimura, M. ; Miyashita, K. ; Ishii, T.
more authors

This paper investigates a bidirectional- and multi-drop-transmission-line interconnect for on-chip high-speed networks that have big impact in chip performances. Point-to-point on-chip transmission line interconnects have been developed and demonstrated widely. The present paper applies transmission line interconnect technologies to multipoint-to-multipoint on-chip communications. We propose the novel transceiver that consists of a single differential-amplifier and serves as both a transmitter (Tx) and a receiver (Rx) for transmitting signals to multipoint. The 5-mm-long prototype interconnect with six transceivers performs 8 Gbps signaling with power dissipation of 1.2 mW per transceiver in a 90 nm Si CMOS process. Our interconnect achieves multipoint communications with small delay and high power efficiencies.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:43 ,  Issue: 4 )