By Topic

An Ultra-Wideband Low Power-Consumption Low Noise-Figure High-Gain RF Power-Efficient DC–3.5-GHz CMOS Integrated Sampling Mixer Subsystem

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rui Xu ; Dept. of Electr. & Comput. Eng., Texas A&M Univ., College Station, TX ; Cam Nguyen

An ultra-wideband CMOS integrated sampling mixer subsystem was designed and fabricated using Jazz Semiconductor's 0.18-mum enhanced RF CMOS process. A two-stage switching strategy is implemented to synchronously merge a low-noise amplifier (LNA) with a sampler to achieve high gain, fast sampling, low noise figure, low power consumption, and enhanced RF power efficiency. The LNA and sample-and-hold capacitor are switched using two synchronized strobes generated on-chip. Characteristics of the sampling strobe, the sampling clock jitter, and their effects on the sampling bandwidth are discussed. Measured results show unprecedented performance of 9-12-dB voltage conversion gain, 16-25-dB noise figure, and power consumption of only 21.6 mW (with buffer) and 11.7 mW (without buffer) across dc to 3.5 GHz with 100-MHz sampling frequency.

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:56 ,  Issue: 5 )