By Topic

Subthreshold analog performance of channel engineered SOI CMOS devices and circuits for ultra-low power analog/mixed-signal applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chakraborty, S. ; Simplex Infrastructures Ltd., Kolkata ; Mallik, A. ; Sarkar, C.K.

Subthreshold analog operation of CMOS devices are very attractive in terms of both very low power dissipation and high voltage gain. In this paper, a systematic investigation, with the help of extensive process and device simulations, of the effects of halo doping [both double-halo (DH) and single-halo (SH) or lateral asymmetric channel (LAC)] on the subthreshold analog performance of 100 nm SOI CMOS devices and circuits is reported. CMOS amplifiers made with the halo implanted devices are found to have higher voltage gain over their conventional counterpart.

Published in:

Physics of Semiconductor Devices, 2007. IWPSD 2007. International Workshop on

Date of Conference:

16-20 Dec. 2007