By Topic

Optimization of Thermomechanical Reliability of Board-Level Flip-Chip Packages Implemented With Organic or Silicon Substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tong Hong Wang ; Adv. Semicond. Eng., Kaohsiung ; Yi-Shao Lai

A design that optimizes package-level along with board-level thermomechanical reliability of a flip-chip package implemented with an organic or a silicon substrate is provided for the package subjected to an accelerated thermal cycling test condition. Different control factors including thickness of substrate, die, board, and polyimide or soldermask are considered. The optimal design is obtained using an L9 (34) orthogonal array according to the Taguchi optimization method. Importance of each of these control factors is also ranked.

Published in:

Electronics Packaging Manufacturing, IEEE Transactions on  (Volume:31 ,  Issue: 2 )